Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Combinational versus sequential logic

Hardware interview practice

Combinational versus sequential logic

EasyRTL DesignSystemVerilog

Which statement correctly distinguishes combinational and sequential logic?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Combinational outputs depend on current inputs; sequential outputs can depend on stored state
  2. B. Sequential logic must use assign; combinational logic must use always_ff
  3. C. Combinational logic always contains a clock
  4. D. Sequential logic cannot be synthesized
Continue practicing

Related questions

Sequential RTLSynchronous rising-edge detector→
asic.fyi · Learn silicon end to end.info@asic.fyi