Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Classify timing-path startpoints and endpoints

Hardware interview practice

Classify timing-path startpoints and endpoints

EasyTimingSystemVerilog

A synchronous block contains primary inputs/outputs and edge-triggered registers. Which classification is correct for ordinary data paths?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. A register D pin is always a startpoint and Q is always an endpoint because data flows from D to Q internally.
  2. B. Input-to-register, register-to-register, register-to-output, and input-to-output are the four basic classes; register Q and input ports can start paths, while register D and output ports can end them.
  3. C. Only register-to-register paths exist in STA; input and output delays are simulation concepts.
  4. D. Every path must start at a clock pin and end at another clock pin; data pins cannot be timing endpoints.
Continue practicing

Related questions

TimingCalculate setup and hold slack with clock latency→TimingChoose the direct fix for a hold violation→TimingTime Two Related FPGA Clock Domains→
asic.fyi · Learn silicon end to end.info@asic.fyi