Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Choose Blocking and Nonblocking Assignments by Process Type

Hardware interview practice

Choose Blocking and Nonblocking Assignments by Process Type

EasyComputer ArchitectureSystemVerilog

A two-register pipeline and its combinational next-value calculation are being coded in SystemVerilog. Which coding rule best preserves intended simulation and hardware behavior?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Use nonblocking assignments for state updated in `always_ff`, and blocking assignments for ordered temporary calculations in `always_comb`, with every combinational output assigned on every path.
  2. B. Use nonblocking assignments everywhere; that alone prevents combinational latches and races.
  3. C. Assignment choice determines whether synthesis creates combinational or sequential hardware, regardless of the event control.
  4. D. Use blocking assignments in `always_ff` so the second pipeline register immediately sees the newly written first register.
Continue practicing

Related questions

Computer ArchitectureSeparate Pipeline Frequency, Throughput, and Latency→
asic.fyi · Learn silicon end to end.info@asic.fyi