Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Choose a distributed RC model for a long wire

Hardware interview practice

Choose a distributed RC model for a long wire

MediumTimingSystemVerilog

Why can one lumped capacitor at the far end misrepresent the delay and waveform of a long resistive interconnect?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Real wire capacitance is distributed along resistance, so different portions charge through different upstream resistance.
  2. B. Long wires have no resistance.
  3. C. Elmore delay applies only to inductors.
  4. D. A distributed network always has zero delay.
Continue practicing

Related questions

Physical DesignScale distributed-wire delay with length→
asic.fyi · Learn silicon end to end.info@asic.fyi