Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Blocking and nonblocking transaction-level modeling

Hardware interview practice

Blocking and nonblocking transaction-level modeling

EasyUVM ComponentsSystemVerilog

A producer must attempt to enqueue a transaction without waiting. Which transaction-level modeling (TLM) style fits, and what return value should it inspect?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. analysis write, and inspect an item_done count returned by write
  2. B. put, and inspect a sequence ID returned by the task
  3. C. get, and inspect the report verbosity
  4. D. try_put, and inspect its success bit
Continue practicing

Related questions

UVM ComponentsTransaction-level modeling port, export, and imp roles→UVM ComponentsAnalysis FIFO backpressure→
asic.fyi · Learn silicon end to end.info@asic.fyi