Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/APB Select Drops During a Wait State

Q167·Free·Design Verification

APB Select Drops During a Wait State

Difficulty
Medium
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

An APB access begins at C2. PREADY remains low for two wait-state cycles and rises at C4 to complete the transfer. Rule to apply: During an access with PENABLE=1 and PREADY=0, PSEL, PENABLE, PADDR, and write data must remain stable until the completion edge. Which APB stability assertion fails first?

Waveform for APB Select Drops During a Wait State. Signals: PSEL, PENABLE, PREADY, PADDR. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. PSEL must remain high throughout an access wait state.
  2. B. PREADY must never be low for two cycles.
  3. C. PENABLE must drop whenever PREADY is low.
  4. D. PADDR must change on every wait-state cycle.
Exact question handoffPractice Q167

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

Transfer Contracts

Review ready-valid, request-acknowledge, APB, and AHB transfer rules.

  • Waveform Debugging
  • APB
Transfer Contracts →
Continue practicing

Related questions

Q002 · Waveform DebuggingValid Drops During a StallEasy→Q443 · UVMDrive one APB transfer with wait statesMediumP→Q1151 · Temporal ChecksCheck payload stability during ready/valid stallsMediumP→Q017 · Protocol CheckingAPB Protocol Monitor without SVAMedium→
ASIC.FYI · Learn silicon end to end.info@asic.fyi