Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Active-region races

Hardware interview practice

Active-region races

MediumSystemVerilogSystemVerilog

What can the display legally print under standard scheduling semantics?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Starting point

Question code

int x = 0;
initial #1 x = 1;
initial #1 x = 2;
initial begin
  #1; #0;
  $display("%0d", x);
end
Choose one

Answer choices

  1. A. Always 1
  2. B. Always 2
  3. C. Either 1 or 2 nondeterministically
  4. D. Always 0
Continue practicing

Related questions

SystemVerilogNonblocking assignment (NBA) evaluation and update→SystemVerilogConcurrent assertion scheduling→
asic.fyi · Learn silicon end to end.info@asic.fyi