Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Acknowledge Without an Outstanding Request

Q125·Free·Design Verification

Acknowledge Without an Outstanding Request

Difficulty
Easy
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

Only one request may be outstanding. A request becomes outstanding when req is sampled high and is cleared when ack is sampled high. The outstanding row shows the state immediately after each edge. Rule to apply: ack may be 1 only if a request is already outstanding or req is 1 at the same edge. Which assertion fails at C5?

Waveform for Acknowledge Without an Outstanding Request. Signals: req, ack, outstanding. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. Every req pulse must last two cycles.
  2. B. ack may be high only for an outstanding or same-cycle request.
  3. C. outstanding must stay high for the rest of simulation.
  4. D. req and ack must always rise together.
Exact question handoffPractice Q125

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

Transfer Contracts

Review ready-valid, request-acknowledge, APB, and AHB transfer rules.

  • Waveform Debugging
Transfer Contracts →
Continue practicing

Related questions

Q1128 · Protocol VerificationCheck a single-outstanding request/grant protocolMediumP→Q055 · Protocol CheckingFour-Phase Request/Acknowledge MonitorMedium→Q015 · FSMsControl a request/acknowledge handshakeMedium→Q902 · Reference ModelsTrack multiple outstanding requests by IDMediumP→Q388 · Temporal ChecksRequest and acknowledge latency assertionEasyP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi