Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/A Single Send Command Produces Two Transfers

Q093·Free·Design Verification

A Single Send Command Produces Two Transfers

Difficulty
Easy
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

send_one requests one output beat. The receiver is continuously ready. A transfer occurs at each edge where valid and ready are both 1. Rule to apply: Each one-cycle send_one pulse must produce exactly one transfer. After that transfer, valid must be 0 on the next edge unless a new send_one pulse occurs. Why does the receiver count two transfers?

Waveform for A Single Send Command Produces Two Transfers. Signals: send_one, valid, ready, data. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. ready changes too late.
  2. B. valid stays high for an extra edge after the first accepted beat.
  3. C. data changes between the two transfers.
  4. D. send_one is high for two cycles.
Exact question handoffPractice Q093

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

Transfer Contracts

Review ready-valid, request-acknowledge, APB, and AHB transfer rules.

  • Waveform Debugging
  • Ready/valid
Transfer Contracts →
Continue practicing

Related questions

Q002 · Waveform DebuggingValid Drops During a StallEasy→Q081 · Waveform DebuggingRead Burst Marks the Third Beat as LastMedium→
ASIC.FYI · Learn silicon end to end.info@asic.fyi