Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Why an accelerator uses local SRAM

Hardware interview practice

Why an accelerator uses local SRAM

EasyComputer ArchitectureSystemVerilog

A compute tile repeatedly reuses a small block of weights and activations while external DRAM has much higher access cost. What is the main architectural benefit of placing that block in tile-local SRAM?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. It removes the need for any data movement or address generation in the accelerator.
  2. B. It reduces repeated off-chip traffic and provides lower, more predictable access latency for the reused working set.
  3. C. It makes the working set permanently persistent when all chip power is removed.
  4. D. It guarantees that every possible model fits on chip regardless of SRAM capacity.
asic.fyi · Learn silicon end to end.info@asic.fyi