Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Two Requesters Receive a Grant

Hardware interview practice

Two Requesters Receive a Grant

EasyWaveform DebuggingSystemVerilog

A two-requester arbiter may select no requester or exactly one requester on each rising edge. Rule to apply: grant0 and grant1 must never both be 1 at the same sampled edge. Which assertion fails at C4?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Waveform for Two Requesters Receive a Grant. Signals: req0, req1, grant0, grant1. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. A request may stay high for no more than two cycles.
  2. B. At most one grant may be high in a cycle.
  3. C. A grant must alternate between requesters every cycle.
  4. D. Both grants must be high when both requests are high.
asic.fyi · Learn silicon end to end.info@asic.fyi