Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Size a FIFO under an unstable sustained rate

Hardware interview practice

Size a FIFO under an unstable sustained rate

MediumPerformance AnalysisSystemVerilog

A producer writes 13 items every 25 cycles forever. A consumer removes 6 items every 20 cycles forever, with no backpressure or idle interval. What finite FIFO depth prevents eventual overflow?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. 8 entries
  2. B. 14 entries
  3. C. 26 entries
  4. D. No finite depth
Continue practicing

Related questions

RTL DesignBuild a synchronous FIFO and race-free BFM→Hardware-Software IntegrationVerify keypad expansion and FIFO draining→RTL DesignImplement a synchronous FIFO with exact boundary behavior→
asic.fyi · Learn silicon end to end.info@asic.fyi