Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Short CDC Pulse Is Not Seen in the Destination

Q075·Free·Design Verification

Short CDC Pulse Is Not Seen in the Destination

Difficulty
Medium
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

src_pulse is shorter than one destination clock period. The intended pulse bridge toggles src_toggle on every source pulse and then synchronizes that level. dst_event never appears. Rule to apply: A source pulse can be recovered only if src_toggle changes and that new level reaches the destination synchronizer. Directly sampling a short pulse is not sufficient. Which signal should be traced next to determine whether the pulse-to-toggle conversion happened?

Waveform for Short CDC Pulse Is Not Seen in the Destination. Signals: src_pulse, dst_clk_edge, dst_event. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. src_toggle immediately after the source pulse.
  2. B. An unrelated register write strobe.
  3. C. The FIFO full flag.
  4. D. The APB select signal.
Exact question handoffPractice Q075

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

CDC and Clocks

Review crossing protocols, metastability risk, Gray pointers, clock relationships, and gating.

  • Waveform Debugging
  • CDC
CDC and Clocks →
Continue practicing

Related questions

Q040 · Waveform DebuggingSecond Synchronizer Stage Changes Too SoonMedium→Q828 · Waveform DebuggingA Gray Event Counter Advances by Two but Only One Event Is CountedMediumP→Q376 · Waveform DebuggingTwo Source Requests Cancel in a Toggle SynchronizerHardP→Q395 · Waveform DebuggingAsync FIFO reads a pointer from an old reset epochHardP→Q393 · Clock Domain CrossingTransfer a narrow event pulseEasyP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi