Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Short CDC Pulse Is Not Seen in the Destination

Hardware interview practice

Short CDC Pulse Is Not Seen in the Destination

MediumWaveform DebuggingSystemVerilog

src_pulse is shorter than one destination clock period. The intended pulse bridge toggles src_toggle on every source pulse and then synchronizes that level. dst_event never appears. Rule to apply: A source pulse can be recovered only if src_toggle changes and that new level reaches the destination synchronizer. Directly sampling a short pulse is not sufficient. Which signal should be traced next to determine whether the pulse-to-toggle conversion happened?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Waveform for Short CDC Pulse Is Not Seen in the Destination. Signals: src_pulse, dst_clk_edge, dst_event. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. src_toggle immediately after the source pulse.
  2. B. An unrelated register write strobe.
  3. C. The FIFO full flag.
  4. D. The APB select signal.
Continue practicing

Related questions

Waveform DebuggingSecond Synchronizer Stage Changes Too Soon→Waveform DebuggingBlock Remains in Reset→Clock Domain CrossingMatch each signal type to a CDC technique→
asic.fyi · Learn silicon end to end.info@asic.fyi