Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Sequence response queue depth

Hardware interview practice

Sequence response queue depth

EasyUVM ComponentsSystemVerilog

A driver returns a response for every request, but the sequence never calls get_response and does not enable a response handler. After several requests, UVM reports response-queue overflow. Why?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Responses are stored in config_db, whose maximum depth is four
  2. B. A driver may return only one response for its entire lifetime
  3. C. Each sequence has a bounded response queue by default (eight entries in the mainstream UVM 1.2 reference behavior), so unconsumed responses accumulate
  4. D. The sequencer converts responses into objections, and the objection stack overflowed
Continue practicing

Related questions

UVM ComponentsSequence response handlers→UVM ComponentsMulti-sequence response routing→
asic.fyi · Learn silicon end to end.info@asic.fyi