Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Separate combinational behavior from stored state

Hardware interview practice

Separate combinational behavior from stored state

EasyTimingSystemVerilog

Circuit X computes y=a&b. Circuit Y updates q<=d only on a rising clock edge. Which statement is correct?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. X is sequential because the expression is evaluated in an ordered statement, and Y is combinational because q equals d after an edge.
  2. B. Both are sequential because every physical gate has propagation delay.
  3. C. X is combinational because y depends only on current inputs; Y is sequential because q retains state between sampling edges.
  4. D. Both are combinational as long as reset is not shown.
asic.fyi · Learn silicon end to end.info@asic.fyi