Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Out-of-order response correlation

Hardware interview practice

Out-of-order response correlation

MediumUVM ComponentsSystemVerilog

A pipelined driver uses get(req), completes requests out of order, and later calls put_response(rsp). Several sequences can be active. Which design is required for reliable response delivery?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Return responses in address order and ignore sequence IDs
  2. B. Call set_id_info from the matching request and have the sequence correlate by transaction ID when completion order is not request order
  3. C. Use the response object's factory type as its routing key
  4. D. Raise a separate objection for every response so UVM can infer its requester
Continue practicing

Related questions

UVM ComponentsGet versus get_next_item→UVM ComponentsResponse identity→
asic.fyi · Learn silicon end to end.info@asic.fyi