Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Order the Main Photolithography Steps

Q058·Free·SystemVerilog

Order the Main Photolithography Steps

Difficulty
Easy
Topic
Physical Design
Language
SV
Interview prompt

Question

A wafer has a prepared film that must receive a patterned etch mask using a positive photoresist process. Which simplified process order and limitation are correct?

Choose one

Answer choices

  1. A. Develop before exposure so the mask can directly fill the removed resist with transistor material.
  2. B. Feature size is determined only by the marketing node name and is independent of focus, overlay, optics, resist, and process control.
  3. C. Coat resist, soft-bake, align and expose, post-exposure-bake as required, develop the soluble exposed regions, transfer the pattern into the film, then strip resist; resolution and yield depend on wavelength, numerical aperture, process factor, focus, overlay, resist behavior, and defects.
  4. D. Etch the unpatterned wafer first, then apply resist and expose it only to measure whether the completed pattern was correct.
Exact question handoffPractice Q058

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

Physical Implementation

Review floorplanning, clocks, routing, congestion, power integrity, and reliability.

  • Physical Design
  • Physical design
Physical Implementation →
Continue practicing

Related questions

Q806 · Physical DesignExplain the routing antenna effectEasyP→Q347 · Physical DesignRelieve localized routing congestionEasyP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi