Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Order the Main Photolithography Steps

Hardware interview practice

Order the Main Photolithography Steps

EasyPhysical DesignSystemVerilog

A wafer has a prepared film that must receive a patterned etch mask using a positive photoresist process. Which simplified process order and limitation are correct?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Develop before exposure so the mask can directly fill the removed resist with transistor material.
  2. B. Feature size is determined only by the marketing node name and is independent of focus, overlay, optics, resist, and process control.
  3. C. Coat resist, soft-bake, align and expose, post-exposure-bake as required, develop the soluble exposed regions, transfer the pattern into the film, then strip resist; resolution and yield depend on wavelength, numerical aperture, process factor, focus, overlay, resist behavior, and defects.
  4. D. Etch the unpatterned wafer first, then apply resist and expose it only to measure whether the completed pattern was correct.
Continue practicing

Related questions

Physical DesignScale distributed-wire delay with length→Physical DesignTrade speed for leakage with multi-Vt cells→Physical DesignPredict opposite-direction crosstalk delay→
asic.fyi · Learn silicon end to end.info@asic.fyi