Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Interpret SECDED memory errors

Hardware interview practice

Interpret SECDED memory errors

EasyPost-Silicon ValidationSystemVerilog

A memory uses single-error-correct, double-error-detect ECC. One read reports a correctable event; another reports an uncorrectable event. Which interpretation is valid?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. The uncorrectable event can always be repaired by flipping the syndrome-indexed bit just like a single-bit error.
  2. B. The first is consistent with one bad bit and can return corrected data; the second is consistent with two bad bits and must not be silently corrected.
  3. C. Both events contain exactly one bad bit; the second is uncorrectable only because the address is odd.
  4. D. The correctable event proves the physical memory is healthy, so no logging or scrubbing is needed.
Continue practicing

Related questions

Post-Silicon ValidationClassify ECC counter changes→
asic.fyi · Learn silicon end to end.info@asic.fyi