Skip to question
asic.fyi

Hardware interview practice

Identify a specification-based negative test

EasyVerification StrategySystemVerilog

A FIFO specification says that a write while full must be rejected, must set overflow_error, and must not change stored data. Which option is a negative test?

Choose one

Answer choices

  1. A. Compile the testbench with a syntax error.
  2. B. Write one item into an empty FIFO and read it back.
  3. C. Attempt a write while full, then check rejection, overflow_error, and unchanged stored data.
  4. D. Run an arbitrary constrained-random seed without targeting or checking invalid behavior.
Continue practicing
Reference ModelsMatch transactions in strict orderRTL DesignBuild a synchronous FIFO and race-free BFMHardware-Software IntegrationCo-verify a memory-mapped minimum stack