Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Fixed-Priority Arbiter Picks the Wrong Requester

Q108·Free·Design Verification

Fixed-Priority Arbiter Picks the Wrong Requester

Difficulty
Easy
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

A two-requester arbiter uses fixed priority. Requester 0 has higher priority than requester 1. Grants are combinational values sampled at each edge. Rule to apply: If req0 is 1, grant0 must be 1 and grant1 must be 0. grant1 may be 1 only when req1=1 and req0=0. What is the root cause of the arbitration error at C3?

Waveform for Fixed-Priority Arbiter Picks the Wrong Requester. Signals: req0, req1, grant0, grant1. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. The arbiter grants requester 1 while higher-priority req0 is still active.
  2. B. The arbiter grants requester 0 when only req0 is active.
  3. C. The arbiter grants requester 1 when only req1 is active.
  4. D. No grant is asserted when neither request is active.
Exact question handoffPractice Q108

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

RTL Clock Boundaries and Flow

Review reset, clock boundaries, arbitration, ready-valid flow, FIFOs, and backpressure.

  • Waveform Debugging
  • Arbitration
RTL Clock Boundaries and Flow →
Continue practicing

Related questions

Q749 · RTL DesignImplement a four-requester round-robin arbiterMediumP→Q236 · RTL DesignImplement a fair four-requester arbiterMediumP→Q825 · RTL DesignFour-requester round-robin arbiterMediumP→Q238 · RTL DesignDesign and verify a round-robin arbiterHardP→Q357 · ArbitersBuild a parameterized round-robin arbiterMediumP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi