Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/First action when coverage misses a target

Hardware interview practice

First action when coverage misses a target

EasyFunctional CoverageSystemVerilog

A regression misses its coverage target. What should the verification engineer do first?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Add random seeds without examining the report
  2. B. Delete uncovered bins
  3. C. Identify whether the gap is functional or code coverage, inspect the specific holes, then choose targeted stimulus or a design/testbench fix
  4. D. Increase the timeout for every test
asic.fyi · Learn silicon end to end.info@asic.fyi