Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Explain SerDes Encoding and Transition Density

Hardware interview practice

Explain SerDes Encoding and Transition Density

EasyProtocols and InterfacesSystemVerilog

A serial receiver recovers sampling phase from data transitions. A legacy link uses 8b/10b encoding before serialization. Which statement correctly describes the link and encoding purpose?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. 8b/10b compresses ten payload bits into eight line bits, increasing payload bandwidth by 25% with no redundancy.
  2. B. The PCS maps each 8-bit symbol to 10 line bits before serialization; the code provides bounded disparity and transition density for AC coupling/CDR, with 80% raw coding efficiency before other protocol overhead.
  3. C. The serializer itself guarantees frequent transitions for any payload, so encoding cannot affect clock recovery or DC balance.
  4. D. 8b/10b eliminates the need for a receiver clock-data-recovery loop because every line bit arrives with a separate clock wire.
asic.fyi · Learn silicon end to end.info@asic.fyi