Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Effect of positive capture-clock skew

Q137·Free·SystemVerilog

Effect of positive capture-clock skew

Difficulty
Easy
Topic
Timing & STA
Language
SV
Interview prompt

Question

For one register-to-register path, the capture clock arrives later than the launch clock. All other delays are unchanged. What is the usual first-order timing effect of this positive capture skew?

Choose one

Answer choices

  1. A. It helps setup slack but hurts hold slack.
  2. B. It helps both setup and hold slack by the same amount.
  3. C. It changes neither check because skew is ignored by STA.
  4. D. It hurts setup slack but helps hold slack.
Exact question handoffPractice Q137

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

Timing Paths and Physical Reality

Review launch, data, capture, slack, skew, variation, placement, routing, and parasitics.

  • Timing & STA
  • STA
  • Clock skew
  • Setup
Timing Paths and Physical Reality →
Continue practicing

Related questions

Q582 · Static Timing AnalysisEffect of positive capture skewEasyP→Q879 · Static Timing AnalysisApply clock skew to setup and holdEasyP→Q196 · Timing & STACalculate lane deskew tap settingsMedium→Q483 · TimingReason about positive clock skewEasyP→Q788 · Static Timing AnalysisCalculate maximum clock frequencyEasyP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi