Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Distinguish clock-group relationship types

Hardware interview practice

Distinguish clock-group relationship types

EasyStatic Timing AnalysisSystemVerilog

Which set lists common `set_clock_groups` relationship categories?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Setup-only, hold-only, and recovery-only
  2. B. Fast, medium, and slow
  3. C. Asynchronous, logically exclusive, and physically exclusive
  4. D. Rising-edge, falling-edge, and both-edge
Continue practicing

Related questions

TimingInput-delay constraints from an external device→
asic.fyi · Learn silicon end to end.info@asic.fyi