Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Convert DDR Clock Rate into Bus Bandwidth

Hardware interview practice

Convert DDR Clock Rate into Bus Bandwidth

EasyTimingSystemVerilog

Two ideal 64-bit memory buses use an 800 MHz clock. One is single-data-rate; the other transfers data on both clock edges. Ignore command overhead and idle cycles. Which peak-rate comparison is correct?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. SDR provides 1600 MT/s while DDR provides 800 MT/s because DDR uses half-rate command timing.
  2. B. Both provide 800 MT/s and 6.4 GB/s because their physical clock frequency is the same.
  3. C. DDR provides 1600 MHz and 102.4 GB/s because the 64-bit width is multiplied without converting bits to bytes.
  4. D. SDR provides 800 MT/s or 6.4 GB/s, while DDR provides 1600 MT/s or 12.8 GB/s.
Continue practicing

Related questions

Memory SystemsTrace an Address Through a Mask ROM→Physical DesignFloorplan a four-bank SRAM subsystem→
asic.fyi · Learn silicon end to end.info@asic.fyi