Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Constrain unique increasing addresses

Hardware interview practice

Constrain unique increasing addresses

EasyConstraintsSystemVerilog

Randomize eight addresses from 0 through 1023 in strictly increasing order.

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Reviewed example

Work through one case

Input
randomize exactly eight addresses in inclusive range 0..1023
Expected output
One valid result: [4, 19, 103, 255, 511, 700, 900, 1023]

All eight addresses are in range and each is strictly greater than its predecessor; many other increasing sequences are valid.

What to cover

Requirements

  1. Every address must stay inside the legal range.
  2. Each address after the first must exceed its predecessor.
  3. Do not add a redundant uniqueness constraint.
Continue practicing

Related questions

ConstraintsForbid consecutive POP commands→
asic.fyi · Learn silicon end to end.info@asic.fyi