Skip to question
asic.fyi

Hardware interview practice

Clear-on-Read Status Bit Stays Set

EasyWaveform DebuggingSystemVerilog

Each column is one rising clock edge. A read of status address 0x30 is accepted at C2, but status_busy remains set afterward. Rule to apply: status_busy clears only when the internal decoded pulse status_rd is asserted for an accepted read of address 0x30. Which signal should be traced next to test whether the clear decode fired?

Waveform for Clear-on-Read Status Bit Stays Set. Signals: valid, ready, addr, status_busy. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. The write-data bus.
  2. B. The internal status_rd decoded pulse.
  3. C. The FIFO write pointer.
  4. D. The arbiter grant.