Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Active and passive agents

Hardware interview practice

Active and passive agents

EasyUVM ComponentsSystemVerilog

Which agent construction policy best supports using the same agent as either active stimulus or a passive protocol observer?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Always build the driver and sequencer, but disconnect them in passive mode
  2. B. Build all three components and set the driver's verbosity to zero in passive mode
  3. C. Build only the monitor in active mode and only the driver in passive mode
  4. D. Always build the monitor; build and connect the sequencer and driver only when is_active is UVM_ACTIVE
Continue practicing

Related questions

UVM Componentsuvm_object versus uvm_component→UVM ComponentsFactory-aware component construction→
asic.fyi · Learn silicon end to end.info@asic.fyi