SystemVerilog OOP interview preparation

SystemVerilog OOP

Everything you need to refresh about SystemVerilog object-oriented programming: classes, constructors, inheritance, polymorphism, virtual methods, $cast(), copying, and reusable design verification patterns before a DV interview.

Two handles point to one object with a separate nested state block. — Follow the handle. Find the object.

The language bench / ownership

Two handles. Follow the objects.

Identity and ownership1 outer object

p1→

P1id = 7

→

H1100

p2→

P1id = 7

→

H1100

Both handles alias P1. p2 points to P1: id 7, header H1 value 100. p1 sees id 7, header value 100.

Create p2 from p1

Compare the same mutation through each copy policy. Re-selecting a policy restores the original object values.

// Initially: p1 -> P1 { id:7, header:H1 { value:100 } }
p2 = p1;

Question directory

Start from the interview question

Choose a question first. Each link opens the exact chapter and authored answer.

About these chapters

Chapter 1 · Objects and construction

Classes, handles, visibility, and construction

Separate types, objects, and handles, then initialize inherited and parameterized class state with explicit visibility and ownership.

Open chapter →

Chapter 2 · Dispatch and abstraction

Virtual dispatch, inheritance, contracts, and casting

Trace calls from handle and object types, distinguish overriding from hiding, and use abstract classes and checked casts safely.

Open chapter →

Chapter 3 · Ownership and DV patterns

Copying, ownership, factories, and reusable DV patterns

Draw the object graph before copying, eliminate unsafe aliases, and apply polymorphism, factories, and inherited constraints without brittle type checks.

Open chapter →

Practice SystemVerilog OOP in the question bank →