Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Sequencer locks and grabs

Q192·Free·Design Verification

Sequencer locks and grabs

Difficulty
Medium
Topic
UVM Components
Language
SV
Interview prompt

Question

Independent sequence B is not a descendant of sequence A. Sequence A locks a sequencer and then waits for an event that can be generated only after sequence B sends an item on that same sequencer. Why can the test deadlock?

Choose one

Answer choices

  1. A. A lock randomizes B with incompatible constraints
  2. B. A lock prevents B from receiving a grant, so A waits on progress that its own exclusivity blocks
  3. C. lock releases automatically after each item, so B sends too early
  4. D. Locks affect analysis ports, not sequencer arbitration
Exact question handoffPractice Q192

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

UVM Factory and Stimulus

Review factory overrides, configuration, sequences, sequencers, and drivers.

  • UVM Components
  • UVM
  • Sequence arbitration and exclusivity
UVM Factory and Stimulus →
Continue practicing

Related questions

Q629 · UVM ComponentsP_sequencer type couplingMediumP→Q1084 · UVM ComponentsStart_item and finish_itemEasyP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi