Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Decode Z wildcards without hiding X

Q141·Free·SystemVerilog

Decode Z wildcards without hiding X

Difficulty
Easy
Topic
RTL Design
Language
SV
Interview prompt

Question

A decoder uses Z or ? wildcard bits in case items. It must keep X significant wherever the case item explicitly requires 0 or 1. Which case construct fits this comparison rule?

Choose one

Answer choices

  1. A. case
  2. B. casex
  3. C. casez
  4. D. if (selector)
Exact question handoffPractice Q141

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

Assignments and Procedural Intent

Review blocking and nonblocking updates, specialized blocks, case statements, and inferred state.

  • RTL Design
  • SystemVerilog
  • Case statements
  • X propagation
Assignments and Procedural Intent →
Continue practicing

Related questions

Q063 · RTL DesignPredict Priority from If and Case StatementsEasy→Q364 · Design VerificationUse Wildcard Case Constructs without Hiding UnknownsMediumP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi