Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Cross a long-lived mode bit

Hardware interview practice

Cross a long-lived mode bit

EasyCDC & RDCSystemVerilog

A configuration bit changes rarely and remains stable for thousands of destination-clock cycles. The destination only needs its stable level, not the exact change cycle. What is the appropriate basic CDC circuit?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Synchronize every bit through one shared flip-flop so they all settle together.
  2. B. A combinational wire directly into destination logic because the bit changes rarely.
  3. C. Convert the bit to Gray code; a one-bit signal cannot use ordinary synchronizer flops.
  4. D. A two-flop level synchronizer in the destination domain, with the source required to remain stable long enough to be sampled.
Continue practicing

Related questions

CDC & RDCCross a burst count with a Gray counter→Clock Domain CrossingEight-entry asynchronous FIFO→CDC and ResetOne-outstanding-event CDC handshake→
asic.fyi · Learn silicon end to end.info@asic.fyi