Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Cross a long-lived mode bit

Q097·Free·SystemVerilog

Cross a long-lived mode bit

Difficulty
Easy
Topic
CDC & RDC
Language
SV
Interview prompt

Question

A configuration bit changes rarely and remains stable for thousands of destination-clock cycles. The destination only needs its stable level, not the exact change cycle. What is the appropriate basic CDC circuit?

Choose one

Answer choices

  1. A. Synchronize every bit through one shared flip-flop so they all settle together.
  2. B. A combinational wire directly into destination logic because the bit changes rarely.
  3. C. Convert the bit to Gray code; a one-bit signal cannot use ordinary synchronizer flops.
  4. D. A two-flop level synchronizer in the destination domain, with the source required to remain stable long enough to be sampled.
Exact question handoffPractice Q097

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

CDC and Clocks

Review crossing protocols, metastability risk, Gray pointers, clock relationships, and gating.

  • CDC & RDC
  • CDC
  • Single-bit synchronizer
CDC and Clocks →
Continue practicing

Related questions

Q1157 · CDC & RDCWhy Gray-code an asynchronous FIFO pointerEasyP→Q276 · CDC & RDCEight-entry asynchronous FIFOHardP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi